You are here: irt.org | FOLDOC | superpipelined
1. Traditional pipelined architectures have a single pipeline stage for each of: instruction fetch, instruction decode, memory read, ALU operation and memory write. A superpipelined processor has a pipeline where each of these logical steps may be subdivided into multiple pipeline stages.
2. Marketese for pipelined.
Nearby terms: super minicomputer « SuperPaint « Super Pascal « superpipelined » superprogrammer » superscalar » super source quench
FOLDOC, Topics, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, ?, ALL