Home Articles FAQs XREF Games Software Instant Books BBS About FOLDOC RFCs Feedback Sitemap
irt.Org

Triton

You are here: irt.org | FOLDOC | Triton

<processor> Intel's Pentium core logic chip set. In addition to the traditional features, this chip set supports: EDO DRAM to increase the bandwidth of the DRAM interface; "pipelined burst SRAM" for a cheaper, faster second level cache; "bus master IDE" control logic to reduce processor load; a plug and play port for easy implementation of functions such as audio.

The Triton I chipset (official name 82430FX) consists of 4 chips: one 82437FX TSC (Triton Sysetm Controller), two 82438FX TDP (Triton Data Path), and one 82371FB PIIX (PCI IDE Xcellerator). It supports PB Cache, EDO DRAM, and a maximum PCI and memory burst data transfer rate of 100 megabytes per second.

There are also Moble Triton (82430MX), Triton II (82430HX), and the Triton VX (82430VX) chip sets.

Introduction (http://asus.com.tw/Products/TB/triton-intro.html).

(1996-04-03)

Nearby terms: triple DES « tri state « trit « Triton » Triton II » Triton VX » Trivial File Transfer Protocol

FOLDOC, Topics, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, ?, ALL

©2018 Martin Webb