Home Articles FAQs XREF Games Software Instant Books BBS About FOLDOC RFCs Feedback Sitemap
irt.Org

Data Address Generator

You are here: irt.org | FOLDOC | Data Address Generator

<architecture> (DAG) The mechanism which generates temporary memory addresses for data that is transferred between memory and registers in a Digital Signal Processor.

Certain DSP architectures incorporate more than one DAG to simplify the programming needed to move blocks of data between buffers.

For instance, certain Fast Fourier Transform algorithms requiring bit reversing, can use the DAG for that purpose, or they can use two DAGS, one for Program Memory Data (PMD), and the other for Data Memory Data (DMD).

(1997-08-12)

Nearby terms: data « data abstraction « data acquisition « Data Address Generator » database » database administrator » database analyst

FOLDOC, Topics, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, ?, ALL

©2018 Martin Webb